# **RESEARCH ARTICLE**

**OPEN ACCESS** 

# A Comparative Study of Leakage Reduction Techniques Used In Fpga for Optimized Area and Power Consumption

Shivani Saxena<sup>1</sup>, Anjali Tiwari<sup>2</sup>, Ghata Chauhan<sup>3</sup>, Nidhi<sup>4</sup>, Richa Chaturvedi<sup>5</sup>

## ABSTRACT

Over the last decade Field Programmable Gate Arrays (FPGAs) have become one of the key in digital circuit implementation. A fundamental part of their construction lies in their architecture, which governs the nature of their programmable logic functionality and their programmable interconnect. A remarkable effect of the quality of final device's performance in FPGA devices are speed performance, area efficiency and power consumption. But due to the integration of devices increases day-by-day or reduced size leads to the problem of leakage. Optimized area and power consumption is only achieved by reducing leakage energy in the design of FPGA which are 90nm and below. This survey reviews the fundamental programming technologies that the programmability built on for leakage reduction in FPGA, and then describes the basic understanding of all the factors that play a significant role in the occurrence of leakage and their reduction.

KEYWORDS: Field programmable gate arrays (FPGAs), area efficiency, leakage energy, threshold voltage.

### I. INTRODUCTION

Due to technology scaling the leakage power is increasingly contributing in total power dissipation. In modern IC processes, there are two forms of leakage power namely, subthreshold leakage and gate leakage. Subthreshold leakage or subthreshold drain current is defined as the current flowing between the source and drain of a MOS transistor when it operates in subthreshold region or weak inversion region i.e. the gate to source voltage is below the threshold voltage ( $V_{TH}$ ). With each process generation the supply voltages are reduced and hence the  $V_{TH}$  is also reducing to improve the performance. But reduction in V<sub>TH</sub> leads to exponential increase in subthreshold leakage. The down scaling of device size also leads to very thin gate oxide resulting into generation of tunnelling current through the oxide of the MOS transistor. The tunnelling mechanisms responsible for gate leakage are Fowler-Nordheim tunnelling and direct tunnelling. The gate leakage increases exponentially with reduction in oxide thickness, hence limiting the down scaling to about 1.5-2 mm. due to thin gate oxide the short channel effect is reduced and the driving capability of a MOS transistor is improved. Thus, resulting into tradeoffs between this benefit and the gate leakage.

Now-a-days, Field programmable gate arrays (FPGAs) are the dominant choice for digital circuit design due to high speed, density, short design cycle and decreasing cost. It has been shown that power consumption by largest FPGA devices is increasing for FPGAs operating in low power mode (stand-by mode) and high power mode. However, the prior concern was with dynamic power consumption and the leakage power was considered as a small component of total power, since those analyses were based on IC technologies with feature sizes of  $0.15\mu$ m or larger making them outdated for today's state-of the-art FPGAs, fabricated in 90nm technology.

Unlike ASICs, the leakage power is more in FPGAs due increase in transistor count and FPGA circuit design using a fraction of the FPGA's resources. Leakage power dissipation occurs in used and unused part of the FPGAs. The leakage problem is considered as a major obstacle for FPGAs used in both high performance and low power designs. Hence, it is necessary to focus on leakage power optimization including power optimization techniques for FPGAs i.e. used to reduce the dynamic energy. Various techniques are proposed for leakage reduction used for significant power consumption and area optimization. This paper includes a comparative study between some of the techniques and their basic concepts.

#### COMPARATIVE STUDY OF LEAKAGE REDUCTION TECHNIQUES

TECHNOLOGIES	BASIC CONCEPT	FEATURES
1. SLEEP TRANSISTORS	It is used to reduce sub threshold and	Size of sleep transistors should
	gate leakage components by	be large for better performance
Used in power gating techniques for	switching off the power supply of the	leading to area penalty.

www.ijera.com



www.ijera.com

Shivani Saxena et al Int. Journal d	of Engineering Research and Applications
ISSN: 2248-9622, Vol. 4, Issue 2(	Version 1), February 2014, pp.89-94

<ul> <li>(b) RCP</li> <li>Fig. 3. Different placements for an example design [1].</li> <li>3. REGION CONSTRAINT PLACEMENT with TIME BASE CONTROL</li> <li>IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</li></ul>	While it is easy to implement the RCP technique, it may not be effective in designing the system that occupies large portion of the FPGA space hence resulting into potential leakage. Therefore, for designing the system with modules that remains inactive for significant time duration, the time based control scheme is used. This scheme is used with two variants of RCP:- 1. Module level RCP 2. Design level RCP 2. Design level RCP	SRAM configuration is reduced by 98% by increasing the threshold voltage and configuration time by 20%.[1] With area of the slice assuming to be 5000 sq. micron, the area penalty for region of four slices is around 15% while that for 256 slices is 10%. Limitations- Power savings is only obtained in unutilized portion of FPGAs. It is inappropriate for systems occupying large space of FPGAs. Power saving is obtained even in utilized portions of the FPGA by turning on/off the power supply and using the idleness in portions of the design. The gate voltages of sleep transistors are controlled by configuration bits and these control bits are dynamically reconfigured for turning on/off the transistors. Reconfiguration time is 2µs for smallest FPGA. It increases the area overheads because of the configuration circuits [1]. Only 62% of the slices are used in time based control. Limitation- Synchronisation with time is the main problem.
Inputs 4. input LUT (a) Basic logic element (BLE)	in the second term of term of the second term of te	In high performance 1% increase in delay occur as compared to conventional LUT. In low power mode leakage is reduce up to 53%.

www.ijera.com

Image: Configuration Stand bits         Stand bits         Image: Stand bits	In cluster-based logic blocks, the placement problem reduces and speed is further increased.	The complexity of LUTs increases exponentially with number of inputs, therefore, instead of using large logic blocks, several LUTs are grouped together with local routing interconnection. This is called Logic Cluster. For <b>i</b> inputs and o outputs of a cluster, the relation between basic logic elements (BLE), say <b>n</b> is <b>i</b> = 2 <b>n</b> +2, where each cluster has <b>n</b> BLEs and each possessing a single LUT. A novel FPGA reduces the leakage by another 27% in low power thus reducing total leakage with 80% when LUT is outputting logic '1'. LUTs can be used to encode Boolean functions, in image processing, and as a key component in modern FPGAs. Limitation – Due to increasing trend of new commercial FPGAs using large size LUTs, the total leakage power is increased. [5]
5. LOW POWER LUT DESIGN : HEADERs AND FOOTERs	In this technology the supply voltage across the inverter is reduced and therefore the leakage through input inverters and the pass gate structures are also reduced. The threshold voltage drop due to diode headers increases the rise time slightly. To minimize the performance penalty in high performance mode transistors are resized and the performance of these alternate designs is designated as ADH (alternate diode header) and ADHNF (alternate diode header and footer).	The diode header LUT has 1% increase in delay while diode header and footer have 3% increases in delay in high performance mode [5]. In low power mode the diode header LUT has a 7% increase in delay and diode header and footer has 24% increases in delay [5]. Due to diode header LUT area is increased by 2% and leakage is reduced by 53% when the output is either logic '0' or logic '1', whereas due to diode header and footer 10% increase in area occurs and leakage is further reduced i.e. for logic '1'



www.ijera.com

**93** | <u>P a g e</u>

## II. CONCLUSION

Our work demonstrates various technologies proposed for leakage reduction along with the dynamic power optimization for improving the area and speed performance of FPGAs. The very first technology uses sleep transistors in which the unutilized portion of the system is in sleep mode i.e. no power is supplied in that portion. However this technique has some of the limitations related to sizing and current rush occur when the design portion comes out of sleep mode resulting into noise addition. The other technique is called region constrained placement (RCP) in which the FPGA fabric is divided into different regions and they are controlled independently by configuring control bits. But, it provides leakage optimization in only unused portion of the design. Hence, the concept of time based control is combined with RCP which reduces leakage power in used portion of the design by turning on/off of the power supply, thereby utilizing the idleness of the various portions of FPGA. The problem of synchronization may arise in this technique. The next technique include look-up tables (LUTs) using SRAM to implement the truth table. It reduces the routing area and is most commercial. For low power designs, headers and footers are used which further reduces the area and leakage through the input inverters since supply voltage across it is reduced. However, their use increases the rise time slightly. The next running technique for leakage reduction is based on reconfiguring the interconnect structure as it is responsible for most of the energy consumption (65%) [6]. Among the three levels of interconnect architecture. Level 2 i.e. the hierarchical interconnect is the most advanced architecture incorporating both mesh and tree structures. The grouping of logic blocks for this structure is done as an inverse cluster. These techniques are currently applicable for designing and implementing embedded and portable applications.

#### REFERENCES

[1] A. Gayasen, Y. Tsai, N. Vijaykrishnan, M. Kandemir, M.J. Irwin. "Reducing Leakage Energy in FPGAs Using Region-Constrained Placement". In *Proceedings ACM Intl. Symp. Field programmable gate arrays*, 2004.

- [2] J. Kao, S. Narendra and A. Chandrakasan. "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns". In *Design Automation Conference*, 1998
- [3] E. Kusse and J. Rabaey. "Low-Energy Embedded FPGA Structures". In Proceedings of International Symposium on Low Power Electronics and Design, 1998
- [4] Z. Chen, M. Johnson, L. Wei, and K. Roy. "Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor". In *Proceedings of International Symposium on Low Power Electronics and Design*, 1998.
- [5] Navid Azizi and Farid N. Najam. "Look-Up table leakage reduction for FPGAs". *Published in Custom Integrated Circuits Conference, IEEE, 2005.*
- [6] Varghese George, Hui Zhang and Jan Rabaey. "The design of a low energy FPGA". In *Proceedings of International Symposium on Low Power Electronics and Design*, 1999.
- [7] Vaughn Betz and Jonathan Rose. "Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input Sharing and Size". *IEEE press, 1997.*
- [8] Jason H. Anderson, Farid N. Najm and Tim Taun. "Active leakage power optimization for FPGAs". In Proceedings of ACM/SIGDA 12<sup>th</sup> International Symposium on Field Programmable Gate Arrays, 2004.
- [9] Changbo Long and Lei He. "Distributed sleep transistor network for power reduction". In *Proceedings of the 40<sup>th</sup> Annual Design Automation Conference*, 2003.
- [10] Kaijian Shi and David Howard. "Challenges in sleep transistor design and implementation in low-power design". In Proceedings of Design Automation Conference, 43<sup>rd</sup> ACM/IEEE, 2006.